We provide test sets proportional to the sum of the two dimensions of the array for a large class of cells, which allow us to test rows (or columns) of cells of the array independently. Constant length test sets for array multipliers have been found under the single faulty cell model if the array is modi ed and otherwise test sets are proportional to the number of cells. We can verify the full adder array of a combinational n m multiplier in O(n + m) tests under the Multiple Faulty Cell (MFC) model. The entire multiplier, including the AND gates which generate the summands, can be veri ed after applying the same modi cations which make the multiplier C-testable under the single faulty cell model.
Introduction
An iterative logic array (ILA) is a circuit consisting of identical cells of combinational logic arrayed with a regular interconnection pattern. An n-bit ripple-carry adder consisting of n full adders is an example of a unidirectional one-dimensional ILA. The arrays we shall consider are unidirectional in that signals only ow in one direction between adjacent cells.
The problem of testing one-dimensional and two-dimensional arrays for single faults has been studied extensively 1, 2, 3, 4, 5, 6, 7, 8] with considerable attention on arithmetic circuits. Researchers have modi ed the array multiplier to make it C-testable 2], that is, testable with a constant number of tests independent of the size of the array multiplier 9, 7, 10] . Under the single faulty cell model it is assumed that at most one cell is faulty, and the fault may alter the cell's output function in any arbitrary way, as long as the cell remains combinational and the fault is permanent. Detecting these faults requires the exhaustive testing of every cell with tests which guarantee that any error appearing at the output of a cell will appear as an error at the array's primary outputs. This fault model subsumes the traditional single line stuck-at fault model and covers all multiple line stuck-at faults restricted to a single cell.
Multiple defects, which often occur on an IC 11] , may a ect multiple cells in the array. Multiple faulty cells may not be detected by tests based on a single faulty cell fault model. In this paper, we consider the more general multiple faulty cell (MFC) model 12, 13] in which, any number of cells in the array can be faulty, and each faulty cell may have its output function altered in any arbitrary way, as long as each cell remains combinational and the fault is permanent.
Dias developed methods for testing one-dimensional arrays under this model. He called this Truth Table Veri cation because some multiple faults do not change the function of the truth table of the array. Since these are undetectable the truth table of the array is veri ed for all multiple faults. For a class of one-dimensional ILAs, he developed a procedure which constructs a constant number of tests independent of the number of cells in the array. Prasad and Gray provided test sets of length proportional to the number of cells (O(nm) tests for an n m array) for a class of two-dimensional arrays under the MFC model 14]. We provide test sets of length proportional to the sum of the dimensions of the array (m+n for an n m array) which apply to cells meeting Dias' requirements and a weaker version of Prasad and Gray's requirements. In his thesis, Cheng also provided su cient conditions for a test set to verify two-dimensional ILAs under the MFC model. He applied his result to this same class to derive test sets of length proportional to the number of rows, independent of the number of columns. Unfortunately, there is a fallacy in his proof 15].
In Section 2 we show that for a certain class of cells (column-separable cells), we can apply tests to the array which allow us to test each row independently. These tests exist for a restricted class of cells whose functions allow values to propagate down the columns independently. The n + m + 1 tests allow us to reduce the problem of testing an n m two-dimensional array to the problem of testing n one-dimensional arrays of m cells. Any cell can be modi ed to meet our requirements, by adding at most one horizontal and one vertical connection. Section 3 shows how the results in Section 2 are used to develop a test set for a carry-save array multiplier linear in the size of its operands. The test set derived from Section 2 is modi ed and augmented in Section 3.2 to deal with the hybrid structure of the array, and then with the incorporation of the AND gates from the summand generator into the full adder cells. An (n= log n) lower bound on the FA array of a multiplier 15] shows that this test set is within a log n factor of optimal.
2 Testing 2-D ILAs with tests sets proportional to the sum of the dimensions
In this section, a test set for a class of two-dimensional ILAs is constructed by reducing the problem of testing a two-dimensional array to that of testing one-dimensional ILAs. The class of two-dimensional arrays to which this method applies consists of the ILAs composed of a cell whose function allows the vertical propagation of values while xing a speci c horizontal input value. The cells are indexed by row i and column j in the direction of data ow. Each cell C i;j has a row input (x) and row output (h(x; y)), a column input (y) and a column output (v(x; y)). Each connection between adjacent vertical or horizontal cell will be referred to as Since h(a; y) = a, we have (a) = h(a; b) = a. Figure 2 illustrates these conditions. Note that any cell can be modi ed to be column-separable by adding at most one vertical and one horizontal connection. The values on the internal wires of the array cannot be observed directly. It is possible for two arrays to di er in the values on these wires and still produce the same truth tables. There are ways to observe that these wires have or have not changed value between two tests, since they must encode all possible values. For the sake of brevity and clarity, we adopt the following convention:
Let T a;b = (b m ; a n ) be the test with a on all row inputs (H i = a for all i) and b on all column inputs (V j = b for all j). The internal wires could have any value, but we assign the name`b' to the value on each internal vertical wire when T a;b is applied and we assign the name`a' to the value on each internal horizontal wire when T a;b is applied.
Thus the notion of value is relative to a wire's value when the array has input T a;b .
The tests below check that each cell C i;j (although possibly faulty) is column-separable for a, b, and some permutations i;j () and i;j (). Each cell may have a di erent pair of permutations, since the encodings on the internal wires can be arbitrary if the cell is faulty.
The m(jY j ? 1) + n(jXj ? 1) + 1 tests are T a;b = (b m ; a n ), T1 j (y) = (b m?j yb j?1 ; a n ) for all y 2 Y ?fbg and 1 j m, and T2 i (x) = (b m ; a i?1 xa n?i ) for all x 2 X ?fag and 1 i n.
Lemma 1 Suppose C is a column-separable cell. Then the m(jY j ? 1) + n(jXj ? 1) + 1 tests, T1 j (y), T2 i (x), and T a;b , guarantee for each cell C i;j in an n m array composed of C, that there are permutations i;j () and i;j () such that, Proof: The proof is by induction on the diagonals. Induction Hypothesis: The cells on the k th diagonal behave as required.
Base Case: k = 1. In this case, i = j = 1 and this cell's inputs are controllable since they are external inputs. We need only verify that the outputs of the cell behave properly. As illustrated in Figure 3 The purpose of verifying the \column-separability" of each cell is to ensure that the inputs to a row can be controlled from the primary inputs of the array and that any faults in the row that modify the truth-table of the array will be observed at the primary outputs. Having veri ed the column-separability of all cells, then it su ces to apply tests to verify the rows. The following theorem whose proof can be found in 15] summarizes this result. Cheng and Patel obtain a minimum test set under the MFC model for the ripple-carry adder with only 11 tests 16] . Applying the Cheng and Patel tests to each row requires only 8n + 3 tests since three of the tests are the same for all rows. The total number of tests is m + n + 1 + 8n + 3 = 9n + m + 4. Note that these tests require that we observe the carry outputs of the full adders in the last column. In a multiplier, these nal carries are combined by an adder to obtain the product. In Section 3, we show how to test a multiplier array even though its nal carries are not directly observable.
Testing an array multiplier under the MFC model
In this section we show how to apply the techniques from the previous section to a carry save array multiplier. The test set must be modi ed and augmented to handle the non-orthogonal nature of the multiplier array and the fact that the array inputs are not independently controllable. An r q array multiplier has two parts: the summand generator which consists of rq AND gates and generates rq one-bit products, and the summand counter which adds these to generate an r + q bit product. The summand generator can be organized as a two-dimensional ILA of AND gates and the summand counter can be organized as a twodimensional ILA of adder cells.
The hybrid ILA for the carry save multiplier summand counter (CSM-SC) can be drawn as shown in Figure 4 . It consists of two subarrays, a two-dimensional array of full adder cells and a ripple carry adder, also composed of full adder cells. We shall refer to these two portions as the FA array and the RCA, respectively. Since the summand counter for a r q multiplier has r x-inputs and r + q y-inputs, we will call it an r (r + q) CSM-SC. The n rows to an n m CSM-SC are numbered by the subscript of the row's x-input, and the m columns by the subscript of the column's y-input.
The vertical, product, and horizontal inputs to the cells of the FA array component of the CSM-SC are called the y, p, and x inputs, respectively. The horizontal (or carry) and the vertical (or sum) outputs of the individual cells are called the c and s outputs, respectively. The inputs are ordered from left to right on the cells in Figure 4 as y p x and the outputs as c s. Fig. 4 . Summand counter for the 4x4 carry save multiplier.
There are two problems in applying the test set of Theorem 1 for the full adder array to the CSM-SC. The rst is that the p terms from the summand generator are not independently controllable, but are functions of the multiplier and multiplicand. The second potential problem is the RCA subarray. The cells in the RCA have a signal ow opposite in direction to the cells in the FA array. Since the argument used in Lemma 1 requires the observation of the row outputs, the test set derived for the full adder array may not be valid. Fortunately, the full adder array test set from Section 2 can be augmented and modi ed to overcome these di culties as described in Section 3.1. Section 3.2 presents a cell modi cation to handle the incorporation of the summand generator (the AND gates) into the cells while still testing the array with a test set of size proportional to its perimeter.
Testing the Summand Counter
As discussed there are two problems in applying the test set of Theorem 1 for the full adder array to the CSM-SC. The rst is that the p terms are not independently controllable, but are functions of the multiplier and multiplicand. Although not independently controllable, all p terms in a set of rows can be forced to 0 in the FA array by placing 0's in the bit positions of the multiplicand corresponding to those rows. All other rows have the bit pattern of the n bit multiplier shifted to the right as the row number increases. This is su cient to test the CSM-SC.
The second potential problem is the RCA subarray. The direction of signal ow of the c output of the RCA is in the opposite direction of the s outputs of the FA array. This makes it di cult to prove that the c output of a cell in the FA array is a 0 when its inputs are 100; it invalidates the argument used in Lemma 1 because there are paths from the sum output of a cell back to the RCA cell of the same row which could allow a fault to be masked. The solution to this problem is to add additional tests to verify the truth Note that the RCA cell C j is in column m ? j + 1 and so unlike the T1 j tests, the T3 ypx j tests toggle (if any) column m ? j + 1, not column j. We make the following convention about encodings on internal wires:
For each wire assign the name`0' to the value on that wire when all external inputs to the array are 0, and the name`1' to the other value that the wire can hold.
Lemma 2 If the CSM-SC passes all T1 j tests of the FA array and the T3 j tests for all 1 j n, then the truth tables of the cells in the RCA are veri ed under the MFC model.
Outline of Proof: The rst step of the proof is establishing that each cell in the CSM-SC outputs 00 and ?1 for the inputs 000 and 100 respectively. This is veri ed for column j by the tests T1 j and T1 j?1 which toggle y j while holding all x and p inputs at 0 as well as the y inputs to the right of column j. Each cell in column j has its 000 input in T1 j and the only input changing in T1 j?1 which can a ect column j is y j . For the nal column j output to be 1 in T1 j?1 , each cell in column j must have changed its sum output to 1. The rest of the proof is by induction on the cells in the RCA part of the CSM-SC from left to right (most signi cant to least signi cant column). The argument makes use of the fact that the rst sum output in a row which has output 1 will be detected when the inputs of the cells in the region below and in the same column or to the right are held at 0. This observation is used to verify that the tests apply the expected inputs to a cell in the RCA. The detailed proof can be found in 15].
2
Because of the ripple carry adder, we cannot use the same argument as in Lemma 1 to verify column separability. We can no longer directly observe the row output of the FA array in order to verify that the carry output of a cell remains at`0' when only its column output is toggled. In order to incorporate a test which toggles each column while holding all inputs to the right of the column at 0, we modify the T1 j (0) tests as T1 j (0) = (1 m?j 0 j ; 0 n ) for all 1 j m. For brevity we will refer to these tests as T1 j = (1 m?j 0 j ; 0 n ) for all 0 j m, and T2 i = (1 m ; 0 i?1 10 n?i ) for all 1 i n.
Lemma 3 Assume that the truth tables of the RCA have been veri ed and that each cell in the FA array has outputs cs = 00; ?1 for inputs xpy = 000; 001. Then the m+n+1 tests, T1 j and T2 i , guarantee that the outputs for each cell in the n m FA array are cs = 00; 01; 1? for the inputs xpy = 000; 001; 101 where ? is unknown.
Outline of Proof: The proof is similar to the proof of Lemma 1. It proceeds by induction on the diagonals. It makes use of the correctness of the RCA cells and the same argument as in Lemma 2 to ensure that the carry output of a cell will be propagated along a row so that it can be observed. As before, the complete proof is presented in 15].
We use the methods in 12, 13] to test each row independently. Observe that these tests are consistent with a multiplicand of all 0's except for a 1 corresponding to the row being tested. The multiplier is the pattern to be applied to the p inputs of the cells in the row.
T1 and T2 tests m + n + 1 T3 tests 7n (T3 000 j is the same for all j and is also T1 m ) T k tests 11n + 3 Total m + 19n + 4 For an r q multiplier, we have n = r and m = r + q, resulting in q + 20r + 4 tests.
Cheng and Patel presented a minimum row test for the RCA using the MFC fault model 16] . If this row test is used instead of the one presented, there are 11n T k tests of which all but 8n + 2 are shared with other tests. This results in q + 17r + 3 tests to detect all multiple faults in an r q multiplier.
Detection of All Multiple Faults in Carry-Save Multiplier
In this section, we present a modi cation to the multiplier so that all detectable multiple faults in the carry-save multiplier are detected by a test set whose length is proportional to the perimeter of the array. In the previous sections we constructed test sets that detect all multiple faults in the two-dimensional full adder array and the RCA. We can also generate a test set that detects all multiple faults in the array of AND gates of the summand generator, but the union of the two test sets is not guaranteed to detect multiple faults that a ect both arrays simultaneously.
It is common that the product generator and the summand counter be combined in the physical design of the circuit to simplify intercell interconnections. The logic for the AND gate may be incorporated into the implementation of the full adder cell. This makes it more likely that a single defect or a cluster of defects a ect both the product generator and the summand counter. Clearly it is preferable to consider a basic cell consisting of both the AND gate and the full adder for test pattern generation.
The combined basic cell serves as a one-bit product generator and as a summand counter cell. It consists of inputs hy; a; b; xi and outputs hc; si. The logic function of the cell is as if it were a full adder and an AND gate. The inputs to the AND gate are a and b and the inputs to the full adder are y, x, and the output of the AND gate. The a and b inputs to cell i; j in the carry-save multiplier are the ith bit of the multiplicand and the jth bit of the multiplier, respectively, as shown in Figure 5 . Our fault model is all multiple faults in the CS multiplier involving combined basic cells. We call this the combined-MFC or C-MFC model for the CS multiplier. This is a stronger fault model than treating the AND gates and the full adders separately under the MFC model. This is because there are (2 2 impossibility of applying either of these vectors to more than one cell on the ith row. The proof of this is similar to that of Theorem 1 in 9]. To make it possible to generate a loop test for each row we modify the c output truth table of each basic cell in the way presented in 9]. The change in the carry truth table is that the carry output for hy; a; b; xi = 0001 and 0011 is 1, instead of 0. The function for the sum output of the cell is unchanged, and the connection between cells for the modi ed carry save (MCS) multiplier has exactly the same structure as the carry save multiplier.
The X and Y primary inputs to the CS and the MCS multipliers are 0 in normal operation, that is, when they are multiplying two numbers. These inputs may have non-0 values only during testing. When all the X and Y primary inputs to the multiplier are assigned 0, the cell inputs hy; a; b; xi equal to 0001 or 0011 never occur in the correctly functioning multiplier 9]. Hence the MCS multiplier functions exactly the same as the carry save multiplier in normal operation and does not a ect the multiplication function of the array.
We next describe tests that detect all multiple faulty cells for the MCS multiplier by describing how the test set for the carry-save multiplier di ers from the test set for the array of full adders that form the summand counter in the standard array multiplier.
For any input to the MCS multiplier, all cells in any row will have either a 0 or a 1 on their a input. Hence the cells in any single row can be considered one of two state machines determined by the A input for that row. A set of Dias-tests can detect all faults in the row when A = 0 and another set of Dias-tests can detect all faults in the row when A = 1. We use the SIS hyabi = h100i for the state machine in which A = 0 and the SIS hyabi = h110i for the state machine in which A = 1. The complete row tests for the MCS multiplier is given in 15]. The number of tests for a r q MCS multiplier is 6(2r + q + 1) + 30q + 7q = 12r + 38q + 1.
Conclusion
We have presented a method for testing two-dimensional arrays for multiple faulty cells which applies to any iterative logic array composed of a cell which is column-separable. If the basic cell in the array is not column-separable, it can be modi ed to be columnseparable with, at most, one connection to each of two neighboring cells. If there are \don't care" inputs in the cells de nition, these may be used to obtain the required a and b values for column-separability without additional intercell wires. By Dias' Theorem, if a cell has a ow table which is reduced and has only strongly connected components, then a onedimensional array composed of the cell has a constant length test set under the MFC model. The modi cation to make a cell column-separable can at the same time ensure that the cell meets Dias' requirements, by making the permutation corresponding to v(x; b) cycle through all of the states. This ensures that its ow table is strongly connected. If the ow table is subsequently reduced, then the resulting cell will still be column-separable and satisfy Dias' requirements. The resulting array can be fully tested with m(jY j ? 1) + n(jXj ? 1) + 1 + nR tests.
We show that full adders are column-separable and use the techniques developed for two-dimensional ILAs to test full adder arrays. Two-dimensional full adder arrays form the core of combinational multiplier and divider circuits. We show that the full adder array embedded in the carry-save multiplier can be tested using our technique without complete access to the inputs and outputs of the full adder array. Often the product generator, which is an AND gate, is embedded in the full adder cell in the implementation of a carry-save multiplier. The methods described in this paper cannot be used to provide a test for this array. However, a modi cation to the truth table of the cell allows us to generate a test set whose length is proportional to the sides of the array. Lower bounds presented in 15] show that ILAs composed of full adder cells are not C-testable under the MFC fault model.
Wu-Tung Cheng claims in his Ph.D.thesis 5] and in an article 17] that a two-dimensional iterative logic array can be tested under the MFC model with a test size that is proportional to the number of rows in the array, if there is a special horizontal cell input, a, such that h(a; z) = (a) and v(a; z) = (C(z)) for each vertical input z, and C(z), the vertical output, is a one-to-one function, and each row of the array is C-testable, The test set consists only of the row tests; the tests for verifying column-separability are not needed. Unfortunately, a counterexample can be constructed for the argument used in the proof of this result 15]. Although, the proof is not valid it is still an open question as to whether the tests for verifying column-separability are necessary or whether merely applying the row tests is su cient.
